summaryrefslogtreecommitdiffstats
path: root/pcb/xantronix-z32/xantronix-z32.kicad_pro
diff options
context:
space:
mode:
authorXANTRONIX Development2023-09-06 01:58:24 -0400
committerXANTRONIX Development2023-09-06 01:58:24 -0400
commit32177e8f0aa81bfbad003f3aed6c12d2d3a66fd1 (patch)
tree993e750db5b0cdc8eb4bd1cc1220c94838ca0de4 /pcb/xantronix-z32/xantronix-z32.kicad_pro
parent2a1f39e7931fe69cc5ad640fb5ceb680f1d0429e (diff)
downloadxantronix-z32-32177e8f0aa81bfbad003f3aed6c12d2d3a66fd1.tar.gz
xantronix-z32-32177e8f0aa81bfbad003f3aed6c12d2d3a66fd1.tar.bz2
xantronix-z32-32177e8f0aa81bfbad003f3aed6c12d2d3a66fd1.zip
Move
Diffstat (limited to 'pcb/xantronix-z32/xantronix-z32.kicad_pro')
-rw-r--r--pcb/xantronix-z32/xantronix-z32.kicad_pro332
1 files changed, 0 insertions, 332 deletions
diff --git a/pcb/xantronix-z32/xantronix-z32.kicad_pro b/pcb/xantronix-z32/xantronix-z32.kicad_pro
deleted file mode 100644
index 1b2ff52..0000000
--- a/pcb/xantronix-z32/xantronix-z32.kicad_pro
+++ /dev/null
@@ -1,332 +0,0 @@
-{
- "board": {
- "3dviewports": [],
- "design_settings": {
- "defaults": {
- "board_outline_line_width": 0.1,
- "copper_line_width": 0.2,
- "copper_text_size_h": 1.5,
- "copper_text_size_v": 1.5,
- "copper_text_thickness": 0.3,
- "other_line_width": 0.15,
- "silk_line_width": 0.15,
- "silk_text_size_h": 1.0,
- "silk_text_size_v": 1.0,
- "silk_text_thickness": 0.15
- },
- "diff_pair_dimensions": [],
- "drc_exclusions": [],
- "rules": {
- "min_copper_edge_clearance": 0.0,
- "solder_mask_clearance": 0.0,
- "solder_mask_min_width": 0.0
- },
- "track_widths": [],
- "via_dimensions": []
- },
- "layer_presets": [],
- "viewports": []
- },
- "boards": [],
- "cvpcb": {
- "equivalence_files": []
- },
- "erc": {
- "erc_exclusions": [],
- "meta": {
- "version": 0
- },
- "pin_map": [
- [
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 1,
- 0,
- 0,
- 0,
- 0,
- 2
- ],
- [
- 0,
- 2,
- 0,
- 1,
- 0,
- 0,
- 1,
- 0,
- 2,
- 2,
- 2,
- 2
- ],
- [
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 1,
- 0,
- 1,
- 0,
- 1,
- 2
- ],
- [
- 0,
- 1,
- 0,
- 0,
- 0,
- 0,
- 1,
- 1,
- 2,
- 1,
- 1,
- 2
- ],
- [
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 1,
- 0,
- 0,
- 0,
- 0,
- 2
- ],
- [
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 2
- ],
- [
- 1,
- 1,
- 1,
- 1,
- 1,
- 0,
- 1,
- 1,
- 1,
- 1,
- 1,
- 2
- ],
- [
- 0,
- 0,
- 0,
- 1,
- 0,
- 0,
- 1,
- 0,
- 0,
- 0,
- 0,
- 2
- ],
- [
- 0,
- 2,
- 1,
- 2,
- 0,
- 0,
- 1,
- 0,
- 2,
- 2,
- 2,
- 2
- ],
- [
- 0,
- 2,
- 0,
- 1,
- 0,
- 0,
- 1,
- 0,
- 2,
- 0,
- 0,
- 2
- ],
- [
- 0,
- 2,
- 1,
- 1,
- 0,
- 0,
- 1,
- 0,
- 2,
- 0,
- 0,
- 2
- ],
- [
- 2,
- 2,
- 2,
- 2,
- 2,
- 2,
- 2,
- 2,
- 2,
- 2,
- 2,
- 2
- ]
- ],
- "rule_severities": {
- "bus_definition_conflict": "error",
- "bus_entry_needed": "error",
- "bus_to_bus_conflict": "error",
- "bus_to_net_conflict": "error",
- "conflicting_netclasses": "error",
- "different_unit_footprint": "error",
- "different_unit_net": "error",
- "duplicate_reference": "error",
- "duplicate_sheet_names": "error",
- "endpoint_off_grid": "warning",
- "extra_units": "error",
- "global_label_dangling": "warning",
- "hier_label_mismatch": "error",
- "label_dangling": "error",
- "lib_symbol_issues": "warning",
- "missing_bidi_pin": "warning",
- "missing_input_pin": "warning",
- "missing_power_pin": "error",
- "missing_unit": "warning",
- "multiple_net_names": "warning",
- "net_not_bus_member": "warning",
- "no_connect_connected": "warning",
- "no_connect_dangling": "warning",
- "pin_not_connected": "error",
- "pin_not_driven": "error",
- "pin_to_pin": "warning",
- "power_pin_not_driven": "error",
- "similar_labels": "warning",
- "simulation_model_issue": "ignore",
- "unannotated": "error",
- "unit_value_mismatch": "error",
- "unresolved_variable": "error",
- "wire_dangling": "error"
- }
- },
- "libraries": {
- "pinned_footprint_libs": [],
- "pinned_symbol_libs": []
- },
- "meta": {
- "filename": "xantronix-z32.kicad_pro",
- "version": 1
- },
- "net_settings": {
- "classes": [
- {
- "bus_width": 12,
- "clearance": 0.2,
- "diff_pair_gap": 0.25,
- "diff_pair_via_gap": 0.25,
- "diff_pair_width": 0.2,
- "line_style": 0,
- "microvia_diameter": 0.3,
- "microvia_drill": 0.1,
- "name": "Default",
- "pcb_color": "rgba(0, 0, 0, 0.000)",
- "schematic_color": "rgba(0, 0, 0, 0.000)",
- "track_width": 0.25,
- "via_diameter": 0.8,
- "via_drill": 0.4,
- "wire_width": 6
- }
- ],
- "meta": {
- "version": 3
- },
- "net_colors": null,
- "netclass_assignments": null,
- "netclass_patterns": []
- },
- "pcbnew": {
- "last_paths": {
- "gencad": "",
- "idf": "",
- "netlist": "",
- "specctra_dsn": "",
- "step": "",
- "vrml": ""
- },
- "page_layout_descr_file": ""
- },
- "schematic": {
- "annotate_start_num": 0,
- "drawing": {
- "dashed_lines_dash_length_ratio": 12.0,
- "dashed_lines_gap_length_ratio": 3.0,
- "default_line_thickness": 6.0,
- "default_text_size": 50.0,
- "field_names": [],
- "intersheets_ref_own_page": false,
- "intersheets_ref_prefix": "",
- "intersheets_ref_short": false,
- "intersheets_ref_show": false,
- "intersheets_ref_suffix": "",
- "junction_size_choice": 3,
- "label_size_ratio": 0.375,
- "pin_symbol_size": 25.0,
- "text_offset_ratio": 0.15
- },
- "legacy_lib_dir": "",
- "legacy_lib_list": [],
- "meta": {
- "version": 1
- },
- "net_format_name": "",
- "page_layout_descr_file": "",
- "plot_directory": "",
- "spice_current_sheet_as_root": false,
- "spice_external_command": "spice \"%I\"",
- "spice_model_current_sheet_as_root": true,
- "spice_save_all_currents": false,
- "spice_save_all_voltages": false,
- "subpart_first_id": 65,
- "subpart_id_separator": 0
- },
- "sheets": [
- [
- "7e0b8286-ce3e-4907-8bbf-6ee4116c37d5",
- ""
- ]
- ],
- "text_variables": {}
-}